Datasheet4U Logo Datasheet4U.com

SN74LV74A - Dual Positive-Edge-Triggered D-Type Flip-Flop

Description

These dual positive-edge-triggered D-type flip-flops are designed for 2-V to 5.5-V VCC operation.

Features

  • 1 2-V to 5.5-V VCC Operation.
  • Maximum tpd of 8.5 ns at 5 V.
  • Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C.
  • Typical VOHV (Output VOH Undershoot) > 2.3 V at VCC = 3.3 V, TA = 25°C.
  • Support Mixed-Mode Voltage Operation on All Ports.
  • Ioff Supports Partial-Power-Down Mode Operation.
  • Latch-up Performance Exceeds 250 mA Per JESD 17.
  • ESD Protection Exceeds JESD 22.
  • 2000-V Human-Body Model (A114-A).

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G125 high performance non-inverting buffer UMW
SN74LVC1G34 Single buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LV74A-EP Dual Positive-Edge-Triggered D-Type Flip-Flop
SN74LV74A-Q1 Dual Positive-Edge-Triggered D-Type Flip-Flop
SN74LV74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN74LV00A Quadruple 2-Input Positive-NAND Gates
SN74LV02A Quadruple 2-Input Positive-NOR Gates

Full PDF Text Transcription

Click to expand full text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community SN54LV74A, SN74LV74A SCLS381M – AUGUST 1997 – REVISED MARCH 2015 SNx4LV74A Dual Positive-Edge-Triggered D-Type Flip-Flops 1 Features •1 2-V to 5.5-V VCC Operation • Maximum tpd of 8.5 ns at 5 V • Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C • Typical VOHV (Output VOH Undershoot) > 2.3 V at VCC = 3.
Published: |