Datasheet4U Logo Datasheet4U.com

SN74LVC574A - OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS

General Description

The SN54LVC574A octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V VCC operation, and the SN74LVC574A octal edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V VCC operation.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G125 high performance non-inverting buffer UMW
SN74LVC1G34 Single buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LVC574A-EP OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN74LVC574A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN74LVC573A Octal Transparent D-Type Latches
SN74LVC573A-EP OCTAL TRANSPARENT D-TYPE LATCH
SN74LVC573A-Q1 OCTAL TRANSPARENT D-TYPE LATCH

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
D Operate From 1.65 V to 3.6 V D Inputs Accept Voltages to 5.5 V D Specified From −40°C to 85°C, −40°C to 125°C, and −55°C to 125°C D Max tpd of 7 ns at 3.3 V D Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C D Typical VOHV (Output VOH Undershoot) >2 V at VCC = 3.3 V, TA = 25°C SN54LVC574A, SN74LVC574A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCAS301R − JANUARY 1993 − REVISED MARCH 2005 D Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V VCC) D Ioff Supports Partial-Power-Down Mode Operation D Latch-Up Performance Exceeds 250 mA Per JESD 17 D ESD Protection Exceeds JESD 22 − 2000-V Human-Body Model (A114-A) − 200-V Machine Model (A115-A) − 1000-V Charged-Device Model (C101) SN54LVC574A . . .