Datasheet4U Logo Datasheet4U.com

TPIC5421L - logic-level power DMOS array

General Description

The TPIC5421L is a monolithic gate-protected logic-level power DMOS array that consists of four electrically isolated N-channel enhancementmode DMOS transistors, two of which are configured with common source.

Each transistor

Overview

ą • Low rDS(on) .

.

.

Key Features

  • integrated high-current zener diodes (ZCXa and ZCXb) to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-kΩ resistor. The TPIC5421L is offered in a 20-pin wide-body surface-mount (DW) package and a 16-pin thermally-enhanced dual-in-line (NE) package and is characterized for operation over the case temperature of.
  • 40°C to 125.