Datasheet4U Logo Datasheet4U.com

74AUP2G240 - Low-power dual inverting buffer/line driver

General Description

The 74AUP2G240 provides the dual inverting buffer/line driver with 3-state output.

The 3-state output is controlled by the output enable input (nOE).

A HIGH level at pin nOE causes the output to assume a high-impedance OFF-state.

Key Features

  • Wide supply voltage range from 0.8 V to 3.6 V.
  • High noise immunity.
  • Complies with JEDEC standards:.
  • JESD8-12 (0.8 V to 1.3 V).
  • JESD8-11 (0.9 V to 1.65 V).
  • JESD8-7 (1.2 V to 1.95 V).
  • JESD8-5 (1.8 V to 2.7 V).
  • JESD8-B (2.7 V to 3.6 V).
  • ESD protection:.
  • HBM JESD22-A114F Class 3A exceeds 5000 V.
  • MM JESD22-A115-A exceeds 200 V.
  • CDM JESD22-C101E exceeds 1000 V.
  • Low static power consump.

📥 Download Datasheet

Datasheet Details

Part number 74AUP2G240
Manufacturer Nexperia
File Size 281.17 KB
Description Low-power dual inverting buffer/line driver
Datasheet download datasheet 74AUP2G240 Datasheet

Other Datasheets by Nexperia

Part Number Description
74AUP2G241 Low-power dual buffer/line driver
74AUP2G00 Low-power dual 2-input NAND gate
74AUP2G00-Q100 Low-power dual 2-input NAND gate
74AUP2G02 Low-power dual 2-input NOR gate
74AUP2G04 Low-power dual inverter
74AUP2G04-Q100 Low-power dual inverter
74AUP2G06 Low-power dual inverter
74AUP2G0604 Low-power inverting buffer
74AUP2G07 Low-power dual buffer
74AUP2G08 Low-power dual 2-input AND gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74AUP2G240 Low-power dual inverting buffer/line driver; 3-state Rev. 10 — 1 December 2020 Product data sheet 1. General description The 74AUP2G240 provides the dual inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input (nOE). A HIGH level at pin nOE causes the output to assume a high-impedance OFF-state. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial Power-down applications using IOFF.