74HC10 Datasheet - nexperia

Triple 3-input NAND gate

* Complies with JEDEC standard JESD7A

* Input levels:

* For74HC10: CMOS level

* For 74HCT10: TTL level

* Complies with JEDEC standard no. 7A

* ESD protection:

* HBM JESD22-A114F exceeds 2000 V

* MM JESD22-A115-A exceeds 200 V

74HC10

219.87 KB

Triple 3-input nand gate.

📁 Related Datasheet

74HC10 Triple 3-input NAND gate (Philips)

74HC10 Triple 3-Input NAND Gates (Texas Instruments)

74HC10-Q100 Triple 3-input NAND gate (nexperia)

74HC107 Dual JK flip-flop (Philips)

74HC107 Dual JK flip-flop (nexperia)

74HC107-Q100 Dual JK flip-flop (nexperia)

74HC107D Dual JK flip-flop (nexperia)

74HC109 Dual J-K Positive-Edge-Triggered Flip-Flops (Texas Instruments)

74HC109 Dual JK flip-flop (nexperia)

74HC109 Dual JK flip-flop (Philips)

TAGS

74HC10 Triple 3-input NAND gate nexperia

Image Gallery