Datasheet4U Logo Datasheet4U.com

74HC164-Q100 - shift register

Description

The 74HC164-Q100; 74HCT164-Q100 is an 8-bit serial-in/parallel-out shift register.

Features

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1).
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C.
  • Wide supply voltage range from 2.0 to 6.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Input levels:.
  • For 74HC164-Q100: CMOS level.
  • For 74HCT164-Q100: TTL level.
  • Gated serial data inputs.
  • Asynchronous master reset.
  • Complies with JEDEC standards.
  • JESD8C.

📥 Download Datasheet

📁 Similar Datasheet

  • 74HC164 - 8-Bit Parallel-Out Serial Shift Registers (Texas Instruments)
  • 74HC164 - 8-Bit Serial-Input/Parallel-Output Shift Register (Motorola)
  • 74HC164 - 8-Bit Serial-in/Parallel-out Shift Register (Fairchild)
  • 74HC164 - 8-bit Parallel-out Shift Register (Hitachi)
  • 74HC164 - 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS (Diodes)
  • 74HC164 - 8-bit serial-in / parallel-out shift register (NXP)
  • 74HC164AP - 8-Bit Shift Register (Toshiba)
  • 74HC164D - 8-Bit Shift Register (Toshiba)
  • 74HC164D14 - 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS (Diodes)
  • 74HC164S14-13 - 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS (Diodes)
Other Datasheets by nexperia
  • 74HC164 - shift register
  • 74HC164D - shift register
  • 74HC160 - Presettable synchronous BCD decade counter
  • 74HC160D - Presettable synchronous BCD decade counter
  • 74HC161 - Presettable synchronous 4-bit binary counter
  • 74HC161-Q100 - Presettable synchronous 4-bit binary counter
  • 74HC161D - Presettable synchronous 4-bit binary counter
  • 74HC163 - Presettable synchronous 4-bit binary counter

Full PDF Text Transcription

Click to expand full text
74HC164-Q100; 74HCT164-Q100 8-bit serial-in, parallel-out shift register Rev. 2 — 11 June 2020 Product data sheet 1. General description The 74HC164-Q100; 74HCT164-Q100 is an 8-bit serial-in/parallel-out shift register. The device features two serial data inputs (DSA and DSB), eight parallel data outputs (Q0 to Q7). Data is entered serially through DSA or DSB and either input can be used as an active HIGH enable for data entry through the other input. Data is shifted on the LOW-to-HIGH transitions of the clock (CP) input. A LOW on the master reset input (MR) clears the register and forces all outputs LOW, independently of other inputs. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC.
Published: |