Datasheet4U Logo Datasheet4U.com

HEF4541B-Q100 - Programmable timer

Description

The HEF4541B-Q100 is a programmable timer.

It consists of a 16-stage binary counter, an integrated oscillator to be used with external timing components, an automatic power-on reset and output control logic.

Features

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1).
  • Specified from 40 C to +85 C and from 40 C to +125 C.
  • Fully static operation.
  • 5 V, 10 V, and 15 V parametric ratings.
  • Standardized symmetrical output characteristics.
  • ESD protection:.
  • MIL-STD-883, method 3015 exceeds 2000 V.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 ).
  • Complies with JEDEC standard JESD 13-B Nexperia HEF4541B-.

📥 Download Datasheet

📁 Similar Datasheet

  • HEF4541B - Programmable timer (NXP)
  • HEF4543B - BCD to 7-segment latch/decoder/driver (NXP)
  • HEF4543B - BCD to 7-segment latch/decoder/driver (Philips)
  • HEF4502B - Strobed hex inverter/buffer (NXP)
  • HEF4505B - 64-bit/ 1-bit per word random access read/write memory (NXP)
  • HEF4508B - Dual 4-bit latch (NXP)
  • HEF4510B - BCD up/down counter (NXP)
  • HEF4511B - BCD to 7-segment latch/decoder/driver (NXP)
  • HEF4511B - BCD to 7-segment latch/decoder/driver (Philips)
  • HEF4512B - 8-input multiplexer with 3-state output (NXP)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
HEF4541B-Q100 Programmable timer Rev. 2 — 31 December 2013 Product data sheet 1. General description The HEF4541B-Q100 is a programmable timer. It consists of a 16-stage binary counter, an integrated oscillator to be used with external timing components, an automatic power-on reset and output control logic. The external components RTC and CTC determines the frequency of the oscillator within the frequency range 1 Hz to 100 kHz. An external clock signal at input RS can replace the oscillator. The timer advances on the positive-going transition of RS. A LOW on the auto reset input (AR) and a LOW on the master reset input (MR) enables the internal power-on reset. A HIGH level at input MR resets the counter independent on all other inputs.
Published: |