Datasheet4U Logo Datasheet4U.com

EP1C20

FPGA

EP1C20 Features

* The CycloneTM field programmable gate array family is based on a 1.5-V, 0.13-µm, all-layer copper SRAM process, with densities up to 20,060 logic elements (LEs) and up to 288 Kbits of RAM. With features like phaselocked loops (PLLs) for clocking and a dedicated double data rate (DDR) interface to m

EP1C20 General Description

Logic Array Blocks6 Logic Elements 9 MultiTrack Interconnect 17 Embedded Memory23 Global Clock Network & Phase-Locked Loops34 I/O Structure 44 Power Sequencing & Hot Socketing 60 IEEE Std. 1149.1 (JTAG) Boundary Scan Support 60 SignalTap II Embedded Logic Analyzer 65 Configuration 65 Operating Con.

EP1C20 Datasheet (1.08 MB)

Preview of EP1C20 PDF

Datasheet Details

Part number:

EP1C20

Manufacturer:

Altera

File Size:

1.08 MB

Description:

Fpga.

📁 Related Datasheet

EP1C12 FPGA (Altera)

EP1C3 FPGA (Altera)

EP1C4 FPGA (Altera)

EP1C6 FPGA (Altera)

EP1 Twin relay for motor and solenoid reversible control (NEC)

EP1-3G1 Twin relay for motor and solenoid reversible control (NEC)

EP1-3G1S Twin relay for motor and solenoid reversible control (NEC)

EP1-3G2 Twin relay for motor and solenoid reversible control (NEC)

EP1-3G2S Twin relay for motor and solenoid reversible control (NEC)

EP1-3G3 Twin relay for motor and solenoid reversible control (NEC)

TAGS

EP1C20 FPGA Altera

Image Gallery

EP1C20 Datasheet Preview Page 2 EP1C20 Datasheet Preview Page 3

EP1C20 Distributor