AD805

Data Retiming Phase-Locked Loop

Analog Devices

AD805 Features

* CLOCK RECOVERY AND 155 Mbps Clock Recovery and Data Retiming DATA RETIMING APPLICATION Permits CCITT G.958 Type A Jitter Tolerance Permits CCITT G.958 Type B Jitter Transfer Random Jitter: 0.6؇ rms Pattern Jitter: Virtually Eliminated Jitter Peaking: Fundamentally None DATA INPUT VOLTAGE CON

AD805 General Description

The AD805 is a data retiming phase-locked loop designed for Ouse with a Voltage-Controlled Crystal Oscillator (VCXO) to perform clock recovery and data retiming on Nonreturn to Zero B(NRZ) data. The circuit provides clock recovery and data Sretiming on standard telecommunications STS-3 or STM-1 data.

AD805 Datasheet (307.39 KB)