AD9512 - 1.2 GHz Clock Distribution
The AD9512 provides a multi-output clock distribution in a design that emphasizes low jitter and low phase noise to maximize data converter performance.
Other applications with demanding phase noise and jitter requirements can also benefit from this part.
There are five independent clock outputs.
Th
AD9512 Features
* Two 1.6 GHz, differential clock inputs 5 programmable dividers, 1 to 32, all integers Phase select for output-to-output coarse delay adjust 3 independent 1.2 GHz LVPECL outputs Additive output jitter 225 fs rms 2 independent 800 MHz/250 MHz LVDS/CMOS clock outputs Additive output jitter 275 fs rms F
