Part number:
AD9571
Manufacturer:
File Size:
337.98 KB
Description:
Ethernet clock generator.
* Fully integrated VCO/PLL core 0.17 ps rms jitter from 1.875 MHz to 20 MHz at 156.25 MHz 0.41 ps rms jitter from 12 kHz to 20 MHz at 125 MHz Input crystal or clock frequency of 25 MHz Preset divide ratios for 156.25 MHz, 33.33 MHz,100 MHz, and 125 MHz Choice of LVPECL or LVDS output format Integrated
AD9571
337.98 KB
Ethernet clock generator.
📁 Related Datasheet
AD9572 - Fiber Channel/Ethernet Clock Generator IC
(Analog Devices)
Fiber Channel/Ethernet Clock Generator IC, 7 Clock Outputs AD9572
FEATURES
Fully integrated dual VCO/PLL cores 0.22 ps rms jitter from 0.637 MHz to 1.
AD9573 - PCI-Express Clock Generator IC
(Analog Devices)
..
PCI-Express Clock Generator IC, PLL Core, Dividers, Two Outputs AD9573
GENERAL DESCRIPTION
The AD9573 provides a highly integrate.
AD9574 - Ethernet/Gigabit Ethernet Clock Generator
(Analog Devices)
Data Sheet
Ethernet/Gigabit Ethernet Clock Generator AD9574
FEATURES
Redundant input reference clock capability Reference monitoring function Fully .
AD9575 - Network Clock Generator
(Analog Devices)
Network Clock Generator, Two Outputs AD9575
FEATURES
Fully integrated VCO/PLL core 0.39 ps rms jitter from 12 kHz to 20 MHz at 156.25 MHz 0.15 ps rms.
AD9576 - Asynchronous Clock Generator
(Analog Devices)
Data Sheet
FEATURES
Single, low phase noise, fully integrated VCO/fractional-N PLL core VCO range: 2375 MHz to 2725 MHz Integrated loop filter (requi.
AD9577 - Clock Generator
(Analog Devices)
Data Sheet
Clock Generator with Dual PLLs, Spread Spectrum, and Margining
AD9577
FEATURES
Fully integrated dual PLL/VCO cores 1 integer-N and 1 frac.
AD9578 - Dual PLL Precision Synthesizer
(Analog Devices)
Data Sheet
Dual PLL Precision Synthesizer AD9578
FEATURES
Any output frequency precision synthesis 11.8 MHz to 919 MHz Better than 0.1 ppb frequency.
AD9500 - Digitally Programmable Delay Generator
(Analog Devices)
a
FEATURES 10 ps Delay Resolution 2.5 ns to 10 s Full-Scale Range Fully Differential Inputs Separate Trigger and Reset Inputs Low Power Dissipation—.
