Part number:
ADSP-2191M
Manufacturer:
File Size:
592.62 KB
Description:
Dsp microcomputer.
ADSP-2191M Datasheet (592.62 KB)
* 6.25 ns Instruction Cycle Time, for up to 160 MIPS Sustained Performance ADSP-218x Family Code Compatible with the Same Easy to Use Algebraic Syntax Single-Cycle Instruction Execution Single-Cycle Context Switch between Two Sets of Com- putation and Memory Instructions Instruction Cache Allows Dual
ADSP-2191M Datasheet (592.62 KB)
ADSP-2191M
592.62 KB
Dsp microcomputer.
📁 Related Datasheet
ADSP-2192M - DSP Microcomputer
(Analog Devices)
m o .c U 4 t e e h S a at .D w w w
a
DSP Microputer ADSP-2192M
80K Words of On-Chip RAM on P0, Configured as 64K Words On-Chip 16-Bit RAM for Dat.
ADSP-2195 - DSP Microcomputer
(Analog Devices)
35(/,0,1$5< 7(&+1,&$/ '$7$
a
Preliminary Technical Data
ADSP-219x DSP CORE FEATURES 6.25 ns Instruction Cycle Time (Internal), for up to 160 MIPS Sus.
ADSP-2196 - DSP Microcomputer
(Analog Devices)
35(/,0,1$5< 7(&+1,&$/ '$7$
a U 4 t
w w
m o .c
e e Preliminary Technical Data h S a at .D w
ADSP-219x DSP CORE FEATURES 6.25 ns Instruction Cycle Ti.
ADSP-21990 - Mixed Signal DSP Controller
(Analog Devices)
a
KEY FEATURES ADSP-219x, 16-Bit, Fixed Point DSP Core with up to 160 MIPS Sustained Performance 8K Words of On-Chip RAM, Configured as 4K Words OnChi.
ADSP-21991 - Mixed Signal DSP Controller
(Analog Devices)
m o .c U 4 t e e h S a at .D w w w
a
Mixed Signal DSP Controller ADSP-21991
Three Phase 16-Bit Center Based PWM Generation Unit with 12.5 ns Resolut.
ADSP-21992 - Mixed Signal DSP Controller
(Analog Devices)
Mixed-Signal DSP Controller with CAN ADSP-21992
FEATURES
ADSP-2199x, 16-bit, fixed-point DSP core with up to 160 MIPS sustained performance
48K words.
ADSP-2100A - DSP Microcomputers
(Analog Devices)
a
DSP Microputers with ROM
ADSP-216x
SUMMARY 16-Bit Fixed-Point DSP Microprocessors with
On-Chip Memory Enhanced Harvard Architecture for Three-.
ADSP-2101 - DSP Microcomputers
(Analog Devices)
a
ADSP-2100 Family DSP Microputers
ADSP-21xx
SUMMARY 16-Bit Fixed-Point DSP Microprocessors with
On-Chip Memory Enhanced Harvard Architecture fo.
