AZP94 Datasheet - Arizona Microtek

Clock Generation Chip

AZP94 Features

* Green and RoHS Compliant / Lead (Pb) Free Package Available 3.0V to 5.5V Operation Selectable Divide Ratio Selectable Enable Polarity and Threshold (CMOS/TTL or PECL) Tristate Compatible Outputs Input

AZP94 General Description

The AZP94 is a specialized ÷1 or ÷2 clock generation part including an enable/reset function. The divide ratio is selected with the DIV-SEL pin/pad. When DIV-SEL is open (NC), the AZP94 functions as a standard receiver. If DIV-SEL is connected to VEE, it functions as a ÷2 divider. Enable (EN) functi.

AZP94 Datasheet (167.13 KB)

AZP94 Datasheet Preview — Preview of AZP94 PDF

Datasheet Details

Part number:

AZP94

Manufacturer:

Arizona Microtek

File Size:

167.13 KB

Description:

Clock generation chip.

📁 Related Datasheet

AZP92 Clock Generation Chip (Arizona Microtek)

AZP96 ECL/PECL Differential Receiver (Arizona Microtek)

AZ1 Rectifying Valve (ETC)

AZ1 Full Wave Rectifying Valve (Philips)

AZ1 Rectifying Valve (Tungsram)

AZ1 Valve (RFT)

AZ1 Directly Heated Rectifier (Mullard)

AZ100E111 1:9 Differential Clock Driver (Arizona)

AZ100E116 ECL/PECL Quint Differential Line Receiver (Arizona Microtek)

AZ100E131 ECL/PECL 4-bit D Flip-Flop (Arizona Microtek)

TAGS

AZP94 Clock Generation Chip Arizona Microtek

Image Gallery

AZP94 Features

AZP94 General Description

Datasheet Details

File Size:

Description:

AZP94 Distributor