Datasheet4U Logo Datasheet4U.com

PN2200 - Dual Track F/2F Decoder

Datasheet Summary

Description

The PN2200 is designed for magnetic strip card reader system.

The F/2F read/decoder IC will recover clock and data signals from an F/2F data stream generated from a magnetic head.

PN2200 will function for data rates from 200 to 15,000 bits per second.

Features

  • Dual track F/2F decoder.
  • Lower Power requirement: DC 5V.
  • 200-15,000 F/2F bits per second.
  • Acce200-15,000 F/2F bits per second pts amplitude from 10% of ISO reference to 200% excess of ISO reference voltage.
  • CMOS process.

📥 Download Datasheet

Datasheet preview – PN2200

Datasheet Details

Part number PN2200
Manufacturer Chipown
File Size 262.17 KB
Description Dual Track F/2F Decoder
Datasheet download datasheet PN2200 Datasheet
Additional preview pages of the PN2200 datasheet.

📁 Similar Datasheet

  • PN2221 - NPN SILICON TRANSISTOR (Central Semiconductor)
  • PN2221A - NPN SILICON TRANSISTOR (Central Semiconductor)
  • PN2222 - NPN Silicon Transistor (AUK)
  • PN2222 - NPN Transistor (DC COMPONENTS)
  • PN2222 - NPN Epitaxial Silicon Transistor (Fairchild Semiconductor)
  • PN2222 - NPN SILICON TRANSISTOR (Central Semiconductor)
  • PN2222 - NPN Silicon Transistor (ON Semiconductor)
  • PN2222A - BIPOLAR NPN TRANSISTORS (Rectron)
  • PN2222A - Transistors (Diotec)
  • PN2222A - SMALL SIGNAL NPN TRANSISTOR (ST Microelectronics)
Other Datasheets by Chipown

    Full PDF Text Transcription

    Click to expand full text
    PN2200 Chipown Dual Track F/2F Decoder General Description The PN2200 is designed for magnetic strip card reader system. The F/2F read/decoder IC will recover clock and data signals from an F/2F data stream generated from a magnetic head. PN2200 will function for data rates from 200 to 15,000 bits per second. Acquisition and tracking of the data within this range is automatically. PN2200 is consisted by two major blocks at each channel: Analog block- This block amplifies and filters the signal read from the magnetic reader head, rejects common mode noise and detects signal peaks. It also includes protection circuit to protect the component. And latches onto the data rate and performs the recovery of individual bits from the F/2F data stream.
    Published: |