Datasheet4U Logo Datasheet4U.com

CY2PD817 PECL/CMOS Buffer

📥 Download Datasheet  Datasheet Preview Page 1

Description

www.DataSheet4U.com CY2PD817 320-MHz 1:7 PECL to PECL/CMOS Buffer .
The CY2PD817 is a low-voltage LVPECL-to-LVPECL and LVCMOS fanout buffer designed for servers, data communications, and clock management.

📥 Download Datasheet

Preview of CY2PD817 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Specifications

Part number
CY2PD817
Manufacturer
Cypress Semiconductor
File Size
84.81 KB
Datasheet
CY2PD817_CypressSemiconductor.pdf
Description
PECL/CMOS Buffer

Features

* DC to 320-MHz operation 50-ps output-output skew 30-ps cycle-cycle jitter 2.5V power supply LVPECL input @ 320-MHz Operation One LVPECL output @ 320-MHz Operation Four LV

Applications

* requiring mixed differential and single-ended clock distribution. This device accepts an LVPECL input reference clock and provides one LVPECL and six LVCMOS/LVTTL output clocks. The outputs are partitioned into three banks of one, two, and four outputs. The LVPECL output is a buffered copy of the in

CY2PD817 Distributors

📁 Related Datasheet

📌 All Tags

Cypress Semiconductor CY2PD817-like datasheet