CY2SSTU877 Datasheet - Cypress Semiconductor

CY2SSTU877 10-Output JEDEC-Compliant Zero Delay Buffer

CY2SSTU877 Features

* Operating frequency: 125 MHz to 500 MHz

* Supports DDRII SDRAM

* Ten differential outputs from one differential input

* Spread-Spectrum-compatible

* Low jitter (cycle-to-cycle): < 40 ps

* Very low skew: < 40 ps

* Power management control inpu

Datasheet Details

CY2SSTU877

Cypress Semiconductor

253.19 KB

10-output jedec-compliant zero delay buffer.

📁 Related Datasheet

CY2SSTV16857 14-Bit Regstered Buffer (SpectraLinear)

CY2SSTV16857 14-Bit Registered Buffer (Cypress Semiconductor)

CY2SSTV16859 13-Bit to 26-Bit Registered Buffer PC2700-/PC3200-Compliant (Cypress Semiconductor)

CY2SSTV16859 13-Bit to 26-Bit Registered Buffer (SpectraLinear)

CY2SSTV850 Differential Clock Buffer/Driver (Cypress Semiconductor)

CY2SSTV850 Differential Clock Buffer/Driver (Silicon Laboratories)

CY2SSTV855 Differential Clock Buffer/Driver (Silicon Laboratories)

CY2SSTV855 Differential Clock Buffer/Driver (Cypress Semiconductor)

TAGS

CY2SSTU877 Distributor