CY2SSTV850 Datasheet - Cypress Semiconductor

CY2SSTV850 Differential Clock Buffer/Driver

This PLL clock buffer is designed for 2.5 VDD and 2.5 AVDD operation and differential data input and output levels. This device is a zero-delay buffer that distributes a differential clock input pair (CLKINT, CLKINC) to ten differential pair of clock outputs (YT[0:9], YC[0:9]) and one differential p.

CY2SSTV850 Features

* Phase-locked loop clock distribution for Double Data Rate Synchronous DRAM applications

* 1:10 differential outputs

* External Feedback pins (FBINT, FBINC) are used to synchronize the outputs to the clock input

* SSCG: Spread Aware™ for EMI reduction

* 48-pi

CY2SSTV850_CypressSemiconductor.pdf

CY2SSTV850 Datasheet Preview — Preview of CY2SSTV850 PDF

Datasheet Details

Part number:

CY2SSTV850

Manufacturer:

Cypress Semiconductor

File Size:

152.68 KB

Description:

Differential clock buffer/driver.

📁 Related Datasheet

CY2SSTV850 Differential Clock Buffer/Driver (Silicon Laboratories)

CY2SSTV855 Differential Clock Buffer/Driver (Silicon Laboratories)

CY2SSTV855 Differential Clock Buffer/Driver (Cypress Semiconductor)

CY2SSTV857-27 Differential Clock Buffer/Driver DDR333/PC2700-Compliant (Silicon Laboratories)

CY2SSTV857-27 Differential Clock Buffer/Driver DDR333/PC2700-Compliant (Cypress Semiconductor)

CY2SSTV857-32 Differential Clock Buffer/Driver DDR400/PC3200-Compliant (Silicon Laboratories)

CY2SSTV857-32 Differential Clock Buffer/Driver DDR400/PC3200-Compliant (Cypress Semiconductor)

CY2SSTV8575 Differential Clock Buffer/Driver (Cypress Semiconductor)

TAGS

CY2SSTV850 CY2SSTV850 Differential Clock Buffer Driver Cypress Semiconductor

CY2SSTV850 Distributor