Datasheet4U Logo Datasheet4U.com

CY7C150 - 1Kx4 Static RAM

Description

The CY7C150 is a high-performance CMOS static RAM designed for use in cache memory, high-speed graphics, and A die coat is used to insure alpha immunity.

data-acquisition applications.

Features

  • Memory reset function.
  • 1024 x 4 static RAM for control store in high-speed computers.
  • CMOS for optimum speed/power.
  • High speed.
  • 10 ns (commercial).
  • 12 ns (military).
  • Low power.
  • 495 mW (commercial).
  • 550 mW (military).
  • Separate inputs and outputs.
  • 5-volt power supply ±10% tolerance in both commercial and military.
  • Capable of withstanding greater than 2001V static discharge.
  • TTL-com.

📥 Download Datasheet

Datasheet preview – CY7C150

📁 Similar Datasheet

  • CY7C1518AV18 - 72-Mbit DDR-II SRAM (Cypress)
  • CY7C1520AV18 - 72-Mbit DDR-II SRAM (Cypress)
  • CY7C1006D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C1011G - 2-Mbit (128K words x 16 bit) Static RAM (Cypress)
  • CY7C1041G - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GE - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GN - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1049GN - 4-Mbit (512K words x 8 bit) Static RAM (Cypress)
  • CY7C1061DV33 - 16-Mbit (1 M X 16) Static RAM (Cypress)
  • CY7C1061G - 16-Mbit (1 M words x 16 bit) Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY7C1510AV18 - 72-Mbit QDR-II SRAM 2-Word Burst Architecture
  • CY7C1510V18 - 1.8V Synchronous Pipelined SRAM
  • CY7C1511AV18 - 72-Mbit QDR-II SRAM 4-Word Burst Architecture
  • CY7C1511JV18 - 72-Mbit QDR-II SRAM 4-Word Burst Architecture
  • CY7C1511KV18 - (CY7C15xxKV18) 72-Mbit QDR II SRAM 4-Word Burst Architecture
  • CY7C1511V18 - (CY7C15xxV18) SRAM 4-Word Burst Architecture
  • CY7C1512 - 64K x 8 Static RAM
  • CY7C1512AV18 - 72-Mbit QDR-II SRAM 2-Word Burst Architecture

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com 50 CY7C150 1Kx4 Static RAM Features • Memory reset function • 1024 x 4 static RAM for control store in high-speed computers • CMOS for optimum speed/power • High speed — 10 ns (commercial) — 12 ns (military) • Low power — 495 mW (commercial) — 550 mW (military) • Separate inputs and outputs • 5-volt power supply ±10% tolerance in both commercial and military • Capable of withstanding greater than 2001V static discharge • TTL-compatible inputs and outputs Separate I/O paths eliminates the need to multiplex data in and data out, providing for simpler board layout and faster system performance. Outputs are three-stated during write, reset, deselect, or when output enable (OE) is held HIGH, allowing for easy memory expansion.
Published: |