CY7C25702KV18, CY7C25682KV18 Datasheet - Cypress Semiconductor

CY7C25702KV18 72-Mbit DDR II+ SRAM Two-Word Burst Architecture

CY7C25702KV18 Features

* 72-Mbit density (4M × 18, 2M × 36)

* 550 MHz clock for high bandwidth

* Two-word burst for reducing address bus frequency

* Double data rate (DDR) interfaces (data transferred at 1100 MHz) at 550 MHz

* Available in 2.5 clock cycle latency

* Two input clocks (K and K) for pr

Datasheet Details

CY7C25702KV18, CY7C25682KV18

Cypress Semiconductor

604.30 KB

72-mbit ddr ii+ sram two-word burst architecture.

This datasheet PDF includes multiple part numbers: CY7C25702KV18, CY7C25682KV18.
Please refer to the document for exact specifications by model.

📁 Related Datasheet

CY7C2576KV18 72-Mbit QDR-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C25422KV18 72-Mbit QDR II+ SRAM Two-Word Burst Architecture (Cypress Semiconductor)

CY7C2561KV18 72-Mbit QDR-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C2562XV18 72-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture (Cypress Semiconductor)

CY7C25632KV18 72-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)

CY7C2563KV18 72-Mbit QDR-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C2563XV18 72-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture (Cypress Semiconductor)

CY7C2564XV18 72-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture (Cypress Semiconductor)

TAGS

CY7C25702KV18 Distributor