* 144-Mbit density (4 M × 36)
* 550-MHz clock for high bandwidth
* Two-word burst for reducing address bus frequency
* Double data rate (DDR) interfaces (data transferred at 1100 MHz) at 550 MHz
* Available in 2.5 clock cycle latency
* Two input clocks (K and K) for precise D
CY7C2670KV18 Datasheet (585.49 KB)
CY7C2670KV18
Cypress Semiconductor
585.49 KB
144-mbit ddr ii+ sram two-word burst architecture.
CY7C2670KV18
144-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
144-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.
📁 Related Datasheet
CY7C261 - 8K x 8 Power-Switched and Reprogrammable PROM
(Cypress Semiconductor)
1
CY7C261 CY7C263/CY7C264
8K x 8 Power-Switched and Reprogrammable PROM
Features
• CMOS for optimum speed/power • Windowed for reprogrammability • H.
CY7C263 - 8K x 8 Power-Switched and Reprogrammable PROM
(Cypress Semiconductor)
1
CY7C261 CY7C263/CY7C264
8K x 8 Power-Switched and Reprogrammable PROM
Features
• CMOS for optimum speed/power • Windowed for reprogrammability • .
CY7C264 - 8K x 8 Power-Switched and Reprogrammable PROM
(Cypress Semiconductor)
1
CY7C261 CY7C263/CY7C264
8K x 8 Power-Switched and Reprogrammable PROM
Features
• CMOS for optimum speed/power • Windowed for reprogrammability • .
CY7C2642KV18 - 144-Mbit QDR II+ SRAM Two-Word Burst Architecture
(Cypress Semiconductor)
CY7C2642KV18/CY7C2644KV18
144-Mbit QDR® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT
144-Mbit QDR® II+ SRAM Two-Word Burst .
CY7C2644KV18 - 144-Mbit QDR II+ SRAM Two-Word Burst Architecture
(Cypress Semiconductor)
CY7C2642KV18/CY7C2644KV18
144-Mbit QDR® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT
144-Mbit QDR® II+ SRAM Two-Word Burst .
CY7C265 - 8K x 8 Registered PROM
(Cypress Semiconductor)
65
CY7C265
8K x 8 Registered PROM
Features
• CMOS for optimum speed/power • High speed (Commercial) — 15 ns address set-up — 12 ns clock to output •.
CY7C266 - 8Kx8 Power-Switched and Reprogrammable PROM
(Cypress Semiconductor)
1CY7C266
CY7C266
8Kx8 Power-Switched and Reprogrammable PROM
Features
• CMOS for optimum speed/power • Windowed for reprogrammability • High speed —.
CY7C2663KV18 - 144-Mbit QDR II+ SRAM Four-Word Burst Architecture
(Cypress Semiconductor)
CY7C2663KV18/CY7C2665KV18
144-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
144-Mbit QDR® II+ SRAM Four-Word Burs.
TAGS
Image Gallery
