CY7C2670KV18 Datasheet - Cypress Semiconductor

CY7C2670KV18 144-Mbit DDR II+ SRAM Two-Word Burst Architecture

CY7C2670KV18 Features

* 144-Mbit density (4 M × 36)

* 550-MHz clock for high bandwidth

* Two-word burst for reducing address bus frequency

* Double data rate (DDR) interfaces (data transferred at 1100 MHz) at 550 MHz

* Available in 2.5 clock cycle latency

* Two input clocks (K and K) for precise D

Datasheet Details

CY7C2670KV18

Cypress Semiconductor

585.49 KB

144-mbit ddr ii+ sram two-word burst architecture.

📁 Related Datasheet

CY7C261 8K x 8 Power-Switched and Reprogrammable PROM (Cypress Semiconductor)

CY7C263 8K x 8 Power-Switched and Reprogrammable PROM (Cypress Semiconductor)

CY7C264 8K x 8 Power-Switched and Reprogrammable PROM (Cypress Semiconductor)

CY7C2642KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture (Cypress Semiconductor)

CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture (Cypress Semiconductor)

CY7C265 8K x 8 Registered PROM (Cypress Semiconductor)

CY7C266 8Kx8 Power-Switched and Reprogrammable PROM (Cypress Semiconductor)

CY7C2663KV18 144-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)

TAGS

CY7C2670KV18 Distributor