CY7C282A Datasheet, Prom, Cypress Semiconductor

CY7C282A Features

• Prom
• CMOS for optimum speed/power
• High speed
    – 25 ns (commercial)
    – 30 ns (military)
• Low power
    – 495 mW (commerc

PDF File Details

Part number:

CY7C282A

Manufacturer:

Cypress Semiconductor

File Size:

375.55kb

Download:

📄 Datasheet

Description:

(cy7c281a / cy7c282a) 1k x 8 prom. The CY7C281A and CY7C282A are high-performance 1024-word by 8-bit CMOS PROMs. They are functionally iden- LogicBlockDiagram A9 A8 A7

TAGS

CY7C282A

Cypress Semiconductor

📁 Related Datasheet

CY7C282 - (CY7C281 / CY7C282) 1K x 8 PROM (Cypress Semiconductor)
w w w .d e e h s a t a . u t4 m o c .. .

CY7C281 - (CY7C281 / CY7C282) 1K x 8 PROM (Cypress Semiconductor)
w w w .d e e h s a t a . u t4 m o c .. .

CY7C281A - (CY7C281A / CY7C282A) 1K x 8 PROM (Cypress Semiconductor)
82A CY7C281A CY7C282A 1K x 8 PROM Features • CMOS for optimum speed/power • High speed — 25 ns (mercial) — 30 ns (military) • Low power — 495 mW .

CY7C285 - 64K x 8 PROM (Cypress Semiconductor)
w w w .d e e h s a t a . u t4 m o c .. .

CY7C286 - 64K x 8 PROM (Cypress Semiconductor)
CY7C286 64K x 8 Reprogrammable PROM Features • CMOS for optimum speed/power • Windowed for reprogrammability • High speed — tAA = 45 ns • Low power —.

CY7C2163KV18 - 18-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)
CY7C2163KV18/CY7C2165KV18 18-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT 18-Mbit QDR® II+ SRAM Four-Word Burst .

CY7C2165KV18 - 18-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)
CY7C2163KV18/CY7C2165KV18 18-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT 18-Mbit QDR® II+ SRAM Four-Word Burst .

CY7C2168KV18 - 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (Cypress Semiconductor)
CY7C2168KV18/CY7C2170KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT 18-Mbit DDR II+ SRAM Two-Word Burst Arch.

CY7C2170KV18 - 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (Cypress Semiconductor)
CY7C2168KV18/CY7C2170KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT 18-Mbit DDR II+ SRAM Two-Word Burst Arch.

CY7C2245KV18 - 36-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)
CY7C2245KV18 36-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) with ODT 36-Mbit QDR® II+ SRAM Four-Word Burst Architecture .