Datasheet4U Logo Datasheet4U.com

CY7C286

64K x 8 PROM

CY7C286 Features

* CMOS for optimum speed/power

* Windowed for reprogrammability

* High speed

* tAA = 45 ns

* Low power

* 120 mA active

* 40 mA standby EPROM technology, 100%programmable 5V ±10% VCC, commercial and milita

CY7C286 General Description

The CY7C286 is a high-performance 64K x 8 CMOS PROM. The CY7C286 is configured in the JEDEC-standard 512K EPROM pinout and is available in a 28-pin, 600-mil package and a 32-pin PLCC package. Power consumption is 120 mA Logic Block Diagram A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 POWER.

CY7C286 Datasheet (208.87 KB)

Preview of CY7C286 PDF

Datasheet Details

Part number:

CY7C286

Manufacturer:

Cypress Semiconductor

File Size:

208.87 KB

Description:

64k x 8 prom.

📁 Related Datasheet

CY7C281 - (CY7C281 / CY7C282) 1K x 8 PROM (Cypress Semiconductor)
w w w .d e e h s a t a . u t4 m o c .. .

CY7C281A - (CY7C281A / CY7C282A) 1K x 8 PROM (Cypress Semiconductor)
82A CY7C281A CY7C282A 1K x 8 PROM Features • CMOS for optimum speed/power • High speed — 25 ns (mercial) — 30 ns (military) • Low power — 495 mW .

CY7C282 - (CY7C281 / CY7C282) 1K x 8 PROM (Cypress Semiconductor)
w w w .d e e h s a t a . u t4 m o c .. .

CY7C282A - (CY7C281A / CY7C282A) 1K x 8 PROM (Cypress Semiconductor)
82A CY7C281A CY7C282A 1K x 8 PROM Features • CMOS for optimum speed/power • High speed — 25 ns (mercial) — 30 ns (military) • Low power — 495 mW .

CY7C285 - 64K x 8 PROM (Cypress Semiconductor)
w w w .d e e h s a t a . u t4 m o c .. .

CY7C2163KV18 - 18-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)
CY7C2163KV18/CY7C2165KV18 18-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT 18-Mbit QDR® II+ SRAM Four-Word Burst .

CY7C2165KV18 - 18-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)
CY7C2163KV18/CY7C2165KV18 18-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT 18-Mbit QDR® II+ SRAM Four-Word Burst .

CY7C2168KV18 - 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (Cypress Semiconductor)
CY7C2168KV18/CY7C2170KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT 18-Mbit DDR II+ SRAM Two-Word Burst Arch.

TAGS

CY7C286 64K PROM Cypress Semiconductor

Image Gallery

CY7C286 Datasheet Preview Page 2 CY7C286 Datasheet Preview Page 3

CY7C286 Distributor