CY7C293A
Cypress Semiconductor
450.53kb
2k x 8 reprogrammable prom. The CY7C291A, CY7C292A, and CY7C293A are high-performance 2K-word by 8-bit CMOS PROMs. They are functionally identical, but are pack
TAGS
📁 Related Datasheet
CY7C291 - 2048 x 8 PROM
(Cypress Semiconductor)
.
CY7C291A - 2K x 8 Reprogrammable PROM
(Cypress Semiconductor)
CY7C291A
2K x 8 Reprogrammable PROM
Features
• Windowed for reprogrammability • CMOS for optimum speed/power • High speed
— 20 ns (Commercial) — 35 n.
CY7C292 - 2048 x 8 PROM
(Cypress Semiconductor)
.
CY7C292A - 2K x 8 Reprogrammable PROM
(Cypress Semiconductor)
92A
CY7C291A CY7C292A/CY7C293A
2K x 8 Reprogrammable PROM
Features
• Windowed for reprogrammability • CMOS for optimum speed/power • High speed
— 2.
CY7C2163KV18 - 18-Mbit QDR II+ SRAM Four-Word Burst Architecture
(Cypress Semiconductor)
CY7C2163KV18/CY7C2165KV18
18-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
18-Mbit QDR® II+ SRAM Four-Word Burst .
CY7C2165KV18 - 18-Mbit QDR II+ SRAM Four-Word Burst Architecture
(Cypress Semiconductor)
CY7C2163KV18/CY7C2165KV18
18-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
18-Mbit QDR® II+ SRAM Four-Word Burst .
CY7C2168KV18 - 18-Mbit DDR II+ SRAM Two-Word Burst Architecture
(Cypress Semiconductor)
CY7C2168KV18/CY7C2170KV18
18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
18-Mbit DDR II+ SRAM Two-Word Burst Arch.
CY7C2170KV18 - 18-Mbit DDR II+ SRAM Two-Word Burst Architecture
(Cypress Semiconductor)
CY7C2168KV18/CY7C2170KV18
18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
18-Mbit DDR II+ SRAM Two-Word Burst Arch.
CY7C2245KV18 - 36-Mbit QDR II+ SRAM Four-Word Burst Architecture
(Cypress Semiconductor)
CY7C2245KV18
36-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) with ODT
36-Mbit QDR® II+ SRAM Four-Word Burst Architecture .
CY7C225 - 512 x 8 Registered PROM
(Cypress)
.