CY7C375 Datasheet, Cpld, Cypress Semiconductor

CY7C375 Features

• Cpld D 128 macrocells in eight logic blocks D 128 I/O pins D 6 dedicated inputs including 4 clock pins D No hidden delays D High speed Ċ fMAX = 100 MHz Ċ tPD = 12 ns Ċ tS = 6 ns Ċ tCO = 7 ns

PDF File Details

Part number:

CY7C375

Manufacturer:

Cypress Semiconductor

File Size:

944.48kb

Download:

📄 Datasheet

Description:

128-macrocell flash cpld. The CY7C375 is a Flash erasable Complex Programmable Logic Device (CPLD) and tis part of the FLASH370 family of highĆ density, highĆs

TAGS

CY7C375

Cypress Semiconductor

📁 Related Datasheet

CY7C371 - 32-Macrocell Flash CPLD (Cypress Semiconductor)
7c371: Tuesday, May 26, 1992 Revision: August 9, 1995 CY7C371 UltraLogict 32ĆMacrocell Flash CPLD Features Functional Description D D D D D 32 mac.

CY7C371I - UltraLogic 32-Macrocell Flash CPLD (Cypress Semiconductor)
USE ULTRA37000™ FOR ALL NEW DESIGNS CY7C371i UltraLogic™ 32-Macrocell Flash CPLD Features • • • • • • • 32 macrocells in two logic blocks 32 I/O pin.

CY7C372I - UltraLogic 64-Macrocell Flash CPLD (Cypress Semiconductor)
USE ULTRA37000™ FOR ALL NEW DESIGNS CY7C372i UltraLogic™ 64-Macrocell Flash CPLD Features • 64 macrocells in four logic blocks • 32 I/O pins • Five .

CY7C374 - 128-Macrocell Flash CPLD (Cypress Semiconductor)
For new designs see CY7C374i CY7C374 UltraLogic™ 128-Macrocell Flash CPLD Features • • • • • • 128 macrocells in eight logic blocks 64 I/O pins 6 de.

CY7C374I - 128-Macrocell Flash CPLD (Cypress Semiconductor)
74i CY7C374i UltraLogic™ 128-Macrocell Flash CPLD Features • • • • 128 macrocells in eight logic blocks 64 I/O pins 5 dedicated inputs including 4 c.

CY7C375I - UltraLogic 128-Macrocell Flash CPLD (Cypress Semiconductor)
USE ULTRA37000™ FOR ALL NEW DESIGNS CY7C375i UltraLogic™ 128-Macrocell Flash CPLD Features • 128 macrocells in eight logic blocks • 128 I/O pins • F.

CY7C325 - Timing Control Unit (Cypress)
.

CY7C331 - Asynchronous Registered EPLD (Cypress Semiconductor)
1CY7C331 fax id: 6016 CY7C331 .. Asynchronous Registered EPLD Features • Twelve I/O macrocells each having: — One state flip-flop wi.

CY7C335 - Universal Synchronous EPLD (Cypress Semiconductor)
1CY 7C33 5 fax id: 6018 CY7C335 .. Universal Synchronous EPLD Features • 100-MHz output registered operation • Twelve I/O macrocel.

CY7C340 - Multiple Array Matrix High-Density EPLDs (Cypress)
E PL D CY7C340 EPLD Family Multiple Array Matrix High-Density EPLDs Features • Erasable, user-configurable CMOS EPLDs capable of implementing high-.