Datasheet4U Logo Datasheet4U.com

74HC595 - 8-BIT SHIFT REGISTER

Datasheet Summary

Description

The 74HC595 is an high speed CMOS device.

An eight bit shift register accpets data from the serial input (DS) on each positive transition of the shift register clock (SHCP).

When asserted low the reset function ( ) sets all shift register values to zero and is indepent of all clocks.

Features

  • Wide Supply Voltage Range from 2.0V to 6.0V.
  • Sinks or Sources 8mA at VCC = 4.5V.
  • CMOS Low Power Consumption.
  • Schmitt Trigger Action at All Inputs.
  • Inputs Accept up to 6.0V.
  • ESD Protection Tested per JESD 22.
  • Exceeds 200-V Machine Model (A115-A).
  • Exceeds 2000-V Human Body Model (A114-A).
  • Exceeds 1000-V Charged Device Model (C101C).
  • Latch-Up Exceeds 250mA per JESD 78, Class II.
  • Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2).
  • Halo.

📥 Download Datasheet

Datasheet preview – 74HC595

Datasheet Details

Part number 74HC595
Manufacturer DIODES
File Size 556.27 KB
Description 8-BIT SHIFT REGISTER
Datasheet download datasheet 74HC595 Datasheet
Additional preview pages of the 74HC595 datasheet.

📁 Similar Datasheet

  • 74HC595 - 8-Bit Serial-In/Serial-Out or Parallel-Out Shift Register (SG Micro)
  • 74HC595 - 8-Bit Serial-Input/Serial or Parallel-Output Shift Register (ON Semiconductor)
  • 74HC595 - 8-bit Shift Register/Latch (Hitachi)
  • 74HC595 - 8-bit shift register (ST Microelectronics)
  • 74HC595 - 8-bit serial-in serial or parallel-out shift register (NXP)
  • 74HC595 - 8-Bit Shift Registers (Texas Instruments)
  • 74HC595 - serial or parallel-out shift register (nexperia)
  • 74HC595-Q100 - serial or parallel-out shift register (nexperia)
  • 74HC595A - 8-Bit Serial-Input/Serial or Parallel-Output Shift Register (Motorola)
  • 74HC595D - high-speed Silicon Gate CMOS device (Slkor)
Other Datasheets by Diodes

Full PDF Text Transcription

Click to expand full text
74HC595 8-BIT SHIFT REGISTER WITH 8-BIT OUTPUT REGISTER Description The 74HC595 is an high speed CMOS device. An eight bit shift register accpets data from the serial input (DS) on each positive transition of the shift register clock (SHCP). When asserted low the reset function ( ) sets all shift register values to zero and is indepent of all clocks. Data from the input serial shift register is placed in the output register with a rising pulse on the storages resister clock (STCP). With the output enable ( E asserted low the 3-state outputs Q0-Q7 become active and present th All registers capture data on rising edge and change output on the falling edge. If both clocks are connected together the input shift register is always one clock cycle ahead of the output register.
Published: |