D4564841G5 - UPD4564841G5

D4564841G5 Datasheet Preview — Preview of D4564841G5 PDF

Datasheet Details

Part number	D4564841G5
Manufacturer	ETC
File Size	0.97 MB
Description	UPD4564841G5
Datasheet	D4564841G5_ETC.pdf

D4564841G5 Product details

Description

The µPD4564441, 4564841, 4564163 are high-speed 67,108,864-bit synchronous dynamic random-access memories, organized as 4,194,304 × 4 × 4, 2,097,152 × 8 × 4, 1,048,576 ×16 × 4 (word × bit × bank), respectively.

Features

Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge.
Pulsed interface.
Possible to assert random column address in every cycle.
Quad internal banks controlled by A12 and A13 (Bank Select).
Byte control (×16) by LDQM and UDQM.
Programmable Wrap sequence (Sequential / Interleave).
Programmable burst length (1, 2, 4, 8 and full page).
Programmable /CAS latency (2 and 3).
Automatic prech.

📁 D4564841G5 Similar Datasheet

D4564163 - UPD4564163 (NEC)
D45128163G5 - UPD45128163G5 (NEC)
D45128441G5 - UPD45128441G5 (NEC)
D45128841G5 - UPD45128841G5 (NEC)
D4515 - Low-frequency amplification shell rated bipolar transistors (JILIN SINO)
D4516161CG5 - UPD4516161CG5 (NEC)
D452 - N-Channel MOSFET (Alpha & Omega Semiconductors)
D452A - N-Channel MOSFET (VBsemi)

Other Datasheets by ETC

D4503B - Hex 2 State Buffer

Published: Oct 30, 2005 |