Datasheet4U Logo Datasheet4U.com

D4564163

UPD4564163

D4564163 Features

* Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge

* Pulsed interface

* Possible to assert random column address in every cycle

* Quad internal banks controlled by A12 and A13 (Bank Select)

* Byte control (×16) by LDQM and UD

D4564163 General Description

The µPD4564441, 4564841, 4564163 are high-speed 67,108,864-bit synchronous dynamic random-access memories, organized as 4,194,304 × 4 × 4, 2,097,152 × 8 × 4, 1,048,576 ×16 × 4 (word × bit × bank), respectively. The synchronous DRAMs achieved high-speed data transfer using the pipeline architecture. .

D4564163 Datasheet (657.15 KB)

Preview of D4564163 PDF

Datasheet Details

Part number:

D4564163

Manufacturer:

NEC

File Size:

657.15 KB

Description:

Upd4564163.

📁 Related Datasheet

D4564841G5 - UPD4564841G5 (ETC)
DATA SHEET MOS INTEGRATED CIRCUIT µPD4564441, 4564841, 4564163 64M-bit Synchronous DRAM 4-bank, LVTTL Description The µPD4564441, 4564841, 4564163 .

D4503B - Hex 2 State Buffer (ETC)
.. .

D45128163G5 - UPD45128163G5 (NEC)
.. DATA SHEET MOS INTEGRATED CIRCUIT µPD45128441, 45128841, 45128163 128M-bit Synchronous DRAM 4-bank, LVTTL Description The µPD4.

D45128441G5 - UPD45128441G5 (NEC)
DATA SHEET MOS INTEGRATED CIRCUIT µPD45128441, 45128841, 45128163 128M-bit Synchronous DRAM 4-bank, LVTTL Description The µPD45128441, 45128841, 45.

D45128841G5 - UPD45128841G5 (NEC)
.. DATA SHEET MOS INTEGRATED CIRCUIT µPD45128441, 45128841, 45128163 128M-bit Synchronous DRAM 4-bank, LVTTL Description The µPD4.

D4515 - Low-frequency amplification shell rated bipolar transistors (JILIN SINO)
R D 2004.01 1/5 2004.01 2/5 (mA) Ic (A) 10 500mA 450mA 400mA 350mA 300mA 250mA 200mA 5 150mA 100mA 50mA 2 01 - 34 VCE (V) 5 2004.01 3/.

D4515 - NPN Transistor (ATE)
.

D4516161CG5 - UPD4516161CG5 (NEC)
.. .. .. .. .. .. .. .

TAGS

D4564163 UPD4564163 NEC

Image Gallery

D4564163 Datasheet Preview Page 2 D4564163 Datasheet Preview Page 3

D4564163 Distributor