74S175
Fairchild Semiconductor
142.59kb
Hex/quad d flip-flop. These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop lo gic. All h ave a d irect cle ar input
📁 Related Datasheet
74S10 - STTL type three 3-input NAND gate
(TW)
54S10/74S10 STTL 3 ： tpd=3ns Pd=19mW/ （1/3）
： ： ：
B H × L × Y L H H H
A H L × ×
C H × × L
74Ⅱ Vcc VIH VIL IOH IOL TA -40 4.75 2 0..
74S112 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop
(Fairchild Semiconductor)
DM74S112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs
August 1986 Revised April 2000
DM74S1.
74S133 - 13-Input NAND Gate
(SYC)
74S133
This Material Copyrighted By Its Respective Manufacturer
.
74S134 - 12-INPUT POSITIVE-NAND GATES
(Fairchild)
.
74S134 - 12-INPUT POSITIVE-NAND GATES
(Signetics)
.
74S135 - Quad Exclusive OR/NOR Gate
(Fairchild)
.
74S135 - Quad Exclusive OR/NOR Gate
(Signetics)
.
74S138 - Decoder/Demultiplexer
(Fairchild Semiconductor)
DM74S138 • DM74S139 Decoder/Demultiplexer
August 1986 Revised April 2000
DM74S138 • DM74S139 Decoder/Demultiplexer
General Description
These Schottk.
74S139 - Decoder/Demultiplexer
(Fairchild Semiconductor)
DM74S138 • DM74S139 Decoder/Demultiplexer
August 1986 Revised April 2000
DM74S138 • DM74S139 Decoder/Demultiplexer
General Description
These Schottk.
74S140 - Dual 4-Input NSND Line Driver
(Fairchild Semiconductor)
.
