Datasheet4U Logo Datasheet4U.com

DM74KS112AM Datasheet - Fairchild Semiconductor

DM74KS112AM Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset/ Clear/ and Complementary Outputs

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the fall.

DM74KS112AM Datasheet (52.01 KB)

Preview of DM74KS112AM PDF
DM74KS112AM Datasheet Preview Page 2 DM74KS112AM Datasheet Preview Page 3

Datasheet Details

Part number:

DM74KS112AM

Manufacturer:

Fairchild Semiconductor

File Size:

52.01 KB

Description:

Dual negative-edge-triggered master-slave j-k flip-flop with preset/ clear/ and complementary outputs.

📁 Related Datasheet

DM7400 Quad 2-Input NAND Gates (Fairchild Semiconductor)

DM7400 Quad 2-Input NAND Gates (National Semiconductor)

DM7401 Quad 2-Input NAND Gates with Open-Collector Outputs (National Semiconductor)

DM7402 Quad 2-Input NOR Gates (Fairchild Semiconductor)

DM7402 Quad 2-Input NOR Gates (National Semiconductor)

DM7403 Quad 2-Input NAND Gates with Open-Collector Outputs (Fairchild Semiconductor)

DM7404 Hex Inverting Gates (Fairchild Semiconductor)

DM7404 Hex Inverting Gates (National Semiconductor)

TAGS

DM74KS112AM Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset Clear and Complementary Outputs Fairchild Semiconductor

DM74KS112AM Distributor