Renesas
HD74LS107A - Dual J-K Negative-edge-triggered Flip-Flops
HD74LS107A
Dual J-K Negative-edge-triggered Flip-Flops (with Clear)
REJ03D0425–0300 Rev.3.00
Jul.13.2005
Features
• Ordering Information
Part Name
(2 views)
Hitachi Semiconductor
74LS112 - Dual J-K Negative-edge-triggered Flip-Flops
19.20 20.00 Max 16 9 7.40 Max 6.30
Unit: mm
1 1.3
1.11 Max
8
0.51 Min
2.54 Min 5.06 Max
7.62
2.54 ± 0.25
0.48 ± 0.10
0.25 – 0.05 0° – 15°
Hit
(2 views)
Motorola
SN74LS107A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
The SN54 / 74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse inputs. Output
(2 views)
Samsung
KS74AHCT73 - Dual J-K Negative-Edge-Triggered Flip-Flops
w
w
a D . w
S a t
e e h
U 4 t
m o .c
w
w
.D w
t a
S a
e h
U 4 t e
.c
m o
w
w
w
.D
a
S a t
e e h
U 4 t
m o .c
(2 views)
Samsung
KS74AHCT112 - Dual J-K Negative-Edge-Triggered Flip-Flops
w
w
a D . w
S a t
e e h
U 4 t
m o .c
w
w
.D w
t a
S a
e h
U 4 t e
.c
m o
w
w
w
.D
a
S a t
e e h
U 4 t
m o .c
(2 views)
Motorola
74LS114A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
SN54/74LS114A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
The SN54/ 74LS114A offers common clock and common clear inputs and individual J, K, and set in
(2 views)
Renesas
HD74LS107AP - Dual J-K Negative-edge-triggered Flip-Flops
HD74LS107A
Dual J-K Negative-edge-triggered Flip-Flops (with Clear)
REJ03D0425–0300 Rev.3.00
Jul.13.2005
Features
• Ordering Information
Part Name
(2 views)
Texas Instruments
54HC112 - Dual J-K Negative-Edge-Triggered Flip-Flops
SN54HC112, SN74HC112
SCLS099H – DECEMBER 1982 – REVISED JUNE 2022
SNx4HC112 Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset
1 Featu
(2 views)
Hitachi Semiconductor
HD74AC112 - Dual JK Negative Edge-Triggered Flip-Flop
HD74AC112/HD74ACT112
Dual JK Negative Edge-Triggered Flip-Flop
Description
The HD74AC112/HD74ACT112 features individual J, K, Clock and asynchronous
(1 views)
Hitachi Semiconductor
HD74ACT112 - Dual JK Negative Edge-Triggered Flip-Flop
HD74AC112/HD74ACT112
Dual JK Negative Edge-Triggered Flip-Flop
Description
The HD74AC112/HD74ACT112 features individual J, K, Clock and asynchronous
(1 views)
Hitachi Semiconductor
HD74LS107A - Dual J-K Negative-edge-triggered Flip-Flops
Unit: mm
19.20 20.32 Max 14 8 6.30 7.40 Max 1
2.39 Max
1.30
7 7.62
0.51 Min
2.54 Min 5.06 Max
2.54 ± 0.25
0.48 ± 0.10
0.25 – 0.05 0° – 15°
+ 0
(1 views)
Hitachi Semiconductor
HD74LS112 - Dual J-K Negative-edge-triggered Flip-Flops
19.20 20.00 Max 16 9 7.40 Max 6.30
Unit: mm
1 1.3
1.11 Max
8
0.51 Min
2.54 Min 5.06 Max
7.62
2.54 ± 0.25
0.48 ± 0.10
0.25 – 0.05 0° – 15°
Hit
(1 views)
Hitachi Semiconductor
HD74LS113 - Dual J-K Negative-edge-triggered Flip-Flops
Unit: mm
19.20 20.32 Max 14 8 6.30 7.40 Max 1
2.39 Max
1.30
7 7.62
0.51 Min
2.54 Min 5.06 Max
2.54 ± 0.25
0.48 ± 0.10
0.25 – 0.05 0° – 15°
+ 0
(1 views)
Hitachi Semiconductor
HD74LS114 - Dual J-K Negative-edge-triggered Flip-Flops
Unit: mm
19.20 20.32 Max 14 8 6.30 7.40 Max 1
2.39 Max
1.30
7 7.62
0.51 Min
2.54 Min 5.06 Max
2.54 ± 0.25
0.48 ± 0.10
0.25 – 0.05 0° – 15°
+ 0
(1 views)
Renesas
HD74LS112 - Dual J-K Negative-edge-triggered Flip-Flops
HD74LS112
Dual J-K Negative-edge-triggered Flip-Flops (with Preset and Clear)
REJ03D0426–0300 Rev.3.00
Jul.13.2005
Features
• Ordering Information
P
(1 views)
Fairchild Semiconductor
DM74KS112AM - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset/ Clear/ and Complementary Outputs
DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs
August 1986 Revised March 2000
DM74
(1 views)
Fairchild Semiconductor
DM74LS112A - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop
DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs
August 1986 Revised March 2000
DM74
(1 views)
NXP
74ALS112A - Dual J-K negative edge-triggered flip-flop
INTEGRATED CIRCUITS
74ALS112A Dual J-K negative edge-triggered flip-flop
Product specification IC05 Data Handbook 1996 June 27
Philips Semiconductor
(1 views)
NXP
74F112 - Dual J-K negative edge-triggered flip-flop
INTEGRATED CIRCUITS
74F112 Dual J-K negative edge-triggered flip-flop
Product specification IC15 Data Handbook 1990 Feb 09
Philips Semiconductors
P
(1 views)
Fairchild Semiconductor
74F112 - Dual JK Negative Edge-Triggered Flip-Flop
74F112 Dual JK Negative Edge-Triggered Flip-Flop
April 1988 Revised July 1999
74F112 Dual JK Negative Edge-Triggered Flip-Flop
General Description
T
(1 views)