Datasheet4U Logo Datasheet4U.com

SN74LS113A Datasheet - Motorola

SN74LS113A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS113A offers individual J, K, set, and clock inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum setup times are observed. Input data is transferred to the outputs on the negative-going ed.

SN74LS113A Datasheet (140.23 KB)

Preview of SN74LS113A PDF
SN74LS113A Datasheet Preview Page 2 SN74LS113A Datasheet Preview Page 3

Datasheet Details

Part number:

SN74LS113A

Manufacturer:

Motorola

File Size:

140.23 KB

Description:

Dual jk negative edge-triggered flip-flop.

📁 Related Datasheet

SN74LS11 TRIPLE 3-INPUT AND GATE (Motorola)

SN74LS11 TRIPLE 3-INPUT POSITIVE-AND GATES (Texas Instruments)

SN74LS112A Dual J-K Negative-Edge-Triggered Flip-Flops (Texas Instruments)

SN74LS112A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)

SN74LS114A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)

SN74LS10 TRIPLE 3-INPUT NAND GATE (Motorola)

SN74LS10 TRIPLE 3-INPUT POSITIVE-NAND GATES (Texas Instruments)

SN74LS10 TRIPLE 3-INPUT NAND GATE (ON Semiconductor)

TAGS

SN74LS113A DUAL NEGATIVE EDGE-TRIGGERED FLIP-FLOP Motorola

SN74LS113A Distributor