Datasheet4U Logo Datasheet4U.com

SN74LS109 Datasheet - ON Semiconductor

SN74LS109 LOW POWER SCHOTTKY

SN74LS109A Dual JK Positive Edge-Triggered Flip-Flop The SN74LS109A consists of two high speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop by simply connecting the J and K pins together. http://onsemi.com MODE SELECT TRUTH TABLE INPUTS OPERATING MODE SD Set Reset (Clear) Undetermined Load “1” (Set) Hold Toggle Load “0” (Reset) L H .

SN74LS109_ONSemiconductor.pdf

Preview of SN74LS109 PDF
SN74LS109 Datasheet Preview Page 2 SN74LS109 Datasheet Preview Page 3

Datasheet Details

Part number:

SN74LS109

Manufacturer:

ON Semiconductor ↗

File Size:

96.07 KB

Description:

Low power schottky.

📁 Related Datasheet

SN74LS10 TRIPLE 3-INPUT NAND GATE (Motorola)

SN74LS10 TRIPLE 3-INPUT POSITIVE-NAND GATES (Texas Instruments)

SN74LS10 TRIPLE 3-INPUT NAND GATE (ON Semiconductor)

SN74LS107A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)

SN74LS107A DUAL J-K FLIP-FLOPS (Texas Instruments)

SN74LS109A Dual JK Positive Edge-Triggered Flip-Flop (ON Semiconductor)

SN74LS109A DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)

SN74LS109A Dual J-K Positive-Edge-Triggered Flip-Flops (Texas Instruments)

TAGS

SN74LS109 SN74LS109 LOW POWER SCHOTTKY ON Semiconductor

SN74LS109 Distributor