Datasheet4U Logo Datasheet4U.com

SN54LS107A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

📥 Download Datasheet

Datasheet preview – SN54LS107A

Datasheet Details

Part number SN54LS107A
Manufacturer Motorola Inc
File Size 128.07 KB
Description DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
Datasheet download datasheet SN54LS107A Datasheet
Additional preview pages of the SN54LS107A datasheet.
Other Datasheets by Motorola Inc

Full PDF Text Transcription

Click to expand full text
SN54/74LS107A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse inputs. Output changes are initiated by the HIGH-to-LOW transition of the clock. A LOW signal on CD input overrides the other inputs and makes the Q output LOW. The SN54 / 74LS107A is the same as the SN54 / 74LS73A but has corner power pins. DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP LOW POWER SCHOTTKY CONNECTION DIAGRAM DIP (TOP VIEW) VCC 14 CD1 13 CP1 12 K2 11 CD2 10 CP2 9 J2 8 NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.
Published: |