Datasheet4U Logo Datasheet4U.com

SN54LS112A

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

SN54LS112A Features

* individual J, K, clock, and asynchronous set and clear inputs to each flip-flop. When the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the trut

SN54LS112A Datasheet (147.34 KB)

Preview of SN54LS112A PDF

Datasheet Details

Part number:

SN54LS112A

Manufacturer:

Motorola Inc

File Size:

147.34 KB

Description:

Dual jk negative edge-triggered flip-flop.

📁 Related Datasheet

SN54LS112A - Dual J-K Negative-Edge-Triggered Flip-Flops (Texas Instruments)
PACKAGE OPTION ADDENDUM .ti. 24-Aug-2018 PACKAGING INFORMATION Orderable Device JM38510/07102BEA Status Package Type Package Pins Package .

SN54LS11 - TRIPLE 3-INPUT AND GATE (Motorola Inc)
SN54/74LS11 TRIPLE 3-INPUT AND GATE TRIPLE 3-INPUT AND GATE VCC 14 13 12 11 10 9 8 LOW POWER SCHOTTKY 1 2 3 4 5 6 7 GND 14 1 J SUFFIX CERAMI.

SN54LS11 - TRIPLE 3-INPUT POSITIVE-AND GATES (Texas Instruments)
SN54LS11, SN54S11, SN74LS11, SN74S11 TRIPLE 3-INPUT POSITIVE-AND GATES SDLS131 – APRIL 1985 – REVISED MARCH 1988 PRODUCTION DATA information is curre.

SN54LS113A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola Inc)
SN54/74LS113A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS113A offers individual J, K, set, and clock inputs. These monolithic dual flip-.

SN54LS114A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola Inc)
SN54/74LS114A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54/ 74LS114A offers mon clock and mon clear inputs and individual J, K, and set in.

SN54LS10 - TRIPLE 3-INPUT NAND GATE (Motorola Inc)
SN54/74LS10 TRIPLE 3-INPUT NAND GATE TRIPLE 3-INPUT NAND GATE VCC 14 13 12 11 10 9 8 LOW POWER SCHOTTKY 1 2 3 4 5 6 7 GND 14 1 J SUFFIX CERA.

SN54LS10 - TRIPLE 3-INPUT POSITIVE-NAND GATES (Texas Instruments)
SN5410, SN54LS10, SN54S10, SN7410, SN74LS10, SN74S10 TRIPLE 3-INPUT POSITIVE-NAND GATES SDLS035A – DECEMBER 1983 – REVISED APRIL 2003 PRODUCTION DATA.

SN54LS107A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola Inc)
SN54/74LS107A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse .

TAGS

SN54LS112A DUAL NEGATIVE EDGE-TRIGGERED FLIP-FLOP Motorola Inc

Image Gallery

SN54LS112A Datasheet Preview Page 2 SN54LS112A Datasheet Preview Page 3

SN54LS112A Distributor