Datasheet4U Logo Datasheet4U.com

DM74LS109A Datasheet - Fairchild Semiconductor

DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flop

This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J and K data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge .

DM74LS109A_FairchildSemiconductor.pdf

Preview of DM74LS109A PDF
DM74LS109A Datasheet Preview Page 2 DM74LS109A Datasheet Preview Page 3

Datasheet Details

Part number:

DM74LS109A

Manufacturer:

Fairchild Semiconductor

File Size:

52.34 KB

Description:

Dual positive-edge-triggered j-k flip-flop.

📁 Related Datasheet

DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops (National Semiconductor)

DM74LS10 Triple 3-Input NAND Gate (Fairchild Semiconductor)

DM74LS10 Triple 3-Input NAND Gates (National Semiconductor)

DM74LS107A Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops (National Semiconductor)

DM74LS11 Triple 3-Input AND Gate (Fairchild Semiconductor)

DM74LS11 Triple 3-Input AND Gates (National Semiconductor)

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop (Fairchild Semiconductor)

DM74LS112A NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS (National Semiconductor)

TAGS

DM74LS109A DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flop Fairchild Semiconductor

DM74LS109A Distributor