74S138 - Decoder/Demultiplexer

Fairchild Semiconductor

74S138 Datasheet Preview — Preview of 74S138 PDF

Datasheet Details

Part number	74S138
Manufacturer	Fairchild ↗ Semiconductor
File Size	73.34 KB
Description	Decoder/Demultiplexer
Datasheet	74S138-FairchildSemiconductor.pdf

74S138 Product details

Description

These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times.

Features

s Designed specifically for high speed: Memory decoders Data transmission systems s DM74S138 3-to-8-line decoders incorporates 3 enable inputs to simplify cascading and/or data reception s DM74S139 contains two fully independent 2-to-4-line decoders/demultiplexers s Schottky clamped for high performance s Typical propagation delay time (3 levels of logic) DM74S138 8 ns DM74S139 7.5 ns s Typical power dissipation DM74S138 245 mW DM74S139 300 mW Ordering Code: Order Number DM74S138N DM74S139N Pac.

📁 74S138 Similar Datasheet

74S133 - 13-Input NAND Gate (SYC)
74S134 - 12-INPUT POSITIVE-NAND GATES (Fairchild)
74S135 - Quad Exclusive OR/NOR Gate (Fairchild)
74S10 - STTL type three 3-input NAND gate (TW)
74S15 - STTL type three 3-input AND gate (TW)
74S161 - Synchronous 4-Bit Binary Counters (National Semiconductor)
74S163 - Synchronous 4-Bit Binary Counters (National Semiconductor)
74S189 - 64-Bit Bipolar Scratch Pad Memory (Signetics)

Other Datasheets by Fairchild Semiconductor

74S139 - Decoder/Demultiplexer
74S112 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop
74S140 - Dual 4-Input NSND Line Driver
74S153 - Dual 1-of-4 Line Data Selector/Multiplexer
74S157 - Quad 1 of 2 Line Data Selectors/Multiplexers
74S158 - Quad 1 of 2 Line Data Selectors/Multiplexers

Published: Apr 22, 2014 |