* 2.5 Clock Latency
* Simultaneous Read and Write SigmaDDRTM Interface
* JEDEC-standard pinout and package
* Double Data Rate interface
* Byte Write controls sampled at data-in time
* Burst of 2 Read and Write
* On-Die Termination (ODT) on Data
GS81302T38E Datasheet (216.98 KB)
GS81302T38E
GSI Technology
216.98 KB
144mb sigmaddr-ii+ burst of 2 sram.
GS81302T06/11/20/38E-500/450/400/350
165-Bump BGA Commercial Temp Industrial Temp
144Mb SigmaDDRTM-II+ Burst of 2 SRAM
500 MHz
*350 MHz 1.8 .
📁 Related Datasheet
GS81302T38GE 144Mb SigmaDDR-II+ Burst of 2 SRAM (GSI Technology)
GS81302T37E 144Mb SigmaDDR-II+ Burst of 2 SRAM (GSI Technology)
GS81302T37GE 144Mb SigmaDDR-II+ Burst of 2 SRAM (GSI Technology)
GS81302T06E 144Mb SigmaDDR-II+ Burst of 2 SRAM (GSI Technology)
GS81302T06GE 144Mb SigmaDDR-II+ Burst of 2 SRAM (GSI Technology)
GS81302T07E 144Mb SigmaDDR-II+ Burst of 2 SRAM (GSI Technology)
GS81302T07GE 144Mb SigmaDDR-II+ Burst of 2 SRAM (GSI Technology)
GS81302T107E 144Mb SigmaDDR-II+ Burst of 2 SRAM (GSI Technology)
GS81302T10E 144Mb SigmaDDR-II+ Burst of 2 SRAM (GSI Technology)
GS81302T10GE 144Mb SigmaDDR-II+ Burst of 2 SRAM (GSI Technology)
