HI3512 Datasheet - Hisilicon

HI3512 H.264 Encoding and Decoding Processor

HI3512 Features

* CPU Core

* ARM926EJ-S, 16 KB instruction cache, and 16 KB data cache

* Embedded close coupling memory with 2 KB instruction

* 32-bit RISC processor with the Harvard architecture

* Built-in MMU supporting various open operating systems

* Up to 288 MHz operating frequency Video Interfa

Datasheet Details

HI3512

Hisilicon

273.71 KB

H.264 encoding and decoding processor.

📁 Related Datasheet

HI3511 Codec processor (Hisilicon)

HI3512 Temperature Bench Meter Manual (HANNA)

HI3512 Codec processor (Hisilicon)

HI3515 H.264 Encoding and Decoding Processor (Hisilicon)

Hi3516 Full-HD IP-Cam SOC (Hisilicon)

Hi3516C V300 Professional HD IP Camera SoC (Hisilicon)

Hi3516D V300 Professional Smart IP Camera SoC (Hisilicon)

Hi3518 Hardware Design User Guide (Hisilicon)

TAGS

HI3512 H.264 Encoding and Decoding Processor Hisilicon

HI3512 Distributor