Datasheet4U Logo Datasheet4U.com

H9TP32A4GDBCPR - 4GB eNAND (x8) / LPDDR2-S4B 4Gb(x32)

Description

and is subject to change without notice.

for use of circuits described.

No patent licenses are implied.

Features

  • [ CI-MCP ].
  • Operation Temperature - (-25)oC ~ 85oC.
  • Package - 162-ball FBGA - 11.5x13.0mm2, 1.0t, 0.5mm pitch - Lead & Halogen Free [ e-NAND ] [ LPDDR2 S4B ].
  • Packaged NAND flash memory with MultiMediaCard interface.
  • e-NAND system specification, compliant with V4.41.
  • Full backward compatibility with previous eNAND system specification.
  • Bus mode - High-speed eMMC protocol. - Three different data bus widths: 1 bit, 4 bits,8 bits. - Data transfer rate: up to 104Mby.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer

Other Datasheets by SK Hynix

Part Number Description
H9TKNNN8KDMPQR LPDDR2-S4B 8Gb
H9TQ17ABJTMCUR 16GB eNAND (x8) / LPDDR3 16Gb(x32)
H9TQ17ABJTMCUR-KTM 16GB eNAND (x8) / LPDDR3 16Gb(x32)
H9TQ17ABJTMCUR-KUM 16GB eNAND (x8) / LPDDR3 16Gb(x32)

Full PDF Text Transcription

Click to expand full text
CI-MCP Specification 4GB eNAND (x8) + 4Gb LPDDR2-S4B (x32) This document is a general product description and is subject to change without notice. SK hynix does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev 0.3 / Jan. 2013 1 Preliminary H9TP32A4GDBCPR 4GB eNAND (x8) / LPDDR2-S4B 4Gb(x32) Document Title CI-MCP 4GB eNAND(x8) Flash / 4Gb (x32) LPDDR2-S4B Revision History Revision No. History Draft Date 0.1 - Initial Draft Sep. 2012 0.2 - Corrected Ball Assignment Sep. 2012 - Updated IDD specifications - Corrected tERR(2per, DDR2 1066) in AC TIMING PARAMETERS 0.3 from 135 to 132 Jan. 2013 - Corrected Revision ID1 in MR6 Basic Configuration2 from 00000001B to 00000010B Remark Preliminary Preliminary Preliminary Rev 0.
Published: |