* JEDEC standard Double Data Rate2 Synchronous DRAMs (DDR2 SDRAMs) with 1.8V +/- 0.1V Power Supply All inputs and outputs are compatible with SSTL_1.8 interface Posted CAS Programmable CAS Latency 3, 4, 5, 6 OCD (Off-Chip Driver Impedance Adjustment) and ODT (On-Die Termination) Fully differ
HYMP532S64CLP6-S6 Datasheet (295.06 KB)
HYMP532S64CLP6-S6
Hynix
295.06 KB
200pin unbuffered ddr2 sdram so-dimms based on 512 mb.
200pin Unbuffered DDR2 SDRAM SO-DIMMs based on 512 Mb C ver.
This Hynix unbuffered Small Outline Dual In-Line Memory Module(DIMM) series consists of 5.
📁 Related Datasheet
HYMP532S64CLP6-S5 200pin Unbuffered DDR2 SDRAM SO-DIMMs based on 512 Mb (Hynix)
HYMP532S64CLP6-C4 200pin Unbuffered DDR2 SDRAM SO-DIMMs based on 512 Mb (Hynix)
HYMP532S64CLP6-E3 200pin Unbuffered DDR2 SDRAM SO-DIMMs based on 512 Mb (Hynix)
HYMP532S64CLP6-Y5 200pin Unbuffered DDR2 SDRAM SO-DIMMs based on 512 Mb (Hynix)
HYMP532S64CP6-C4 200pin Unbuffered DDR2 SDRAM SO-DIMMs based on 512 Mb (Hynix)
HYMP532S64CP6-E3 200pin Unbuffered DDR2 SDRAM SO-DIMMs based on 512 Mb (Hynix)
HYMP532S64CP6-S5 200pin Unbuffered DDR2 SDRAM SO-DIMMs based on 512 Mb (Hynix)
HYMP532S64CP6-S6 200pin Unbuffered DDR2 SDRAM SO-DIMMs based on 512 Mb (Hynix)
HYMP532S64CP6-Y5 200pin Unbuffered DDR2 SDRAM SO-DIMMs based on 512 Mb (Hynix)
HYMP512R72x 128M x 72 Bits DDR2 SDRAM Registered DIMM (Hynix)
