M2020-2021 Datasheet - Integrated Circuit Systems

M2020-2021, VCSO BASED CLOCK PLL

Integrated Circuit Systems, Inc.Product Data Sheet M2020/21 VCSO BASED CLOCK PLL GENERAL .
The M2020/21 is a VCSO (Voltage Controlled SAW Oscillator) based clock jitter attenuator PLL designed for clock jitter attenuation and frequency trans.

datasheet Preview Page 1 from Datasheet4u.com

M2020-2021_IntegratedCircuitSystems.pdf

M2020-2021 Datasheet Preview — Preview of M2020-2021 PDF

Datasheet Details

Part number:

M2020-2021

Manufacturer:

Integrated Circuit Systems

File Size:

431.78 KB

Description:

VCSO BASED CLOCK PLL

Features

* Integrated SAW (surface acoustic wave) delay line; low phase jitter of < 0.5ps rms, typical (12kHz to 20MHz or 50kHz to 80MHz)
* Output frequencies of 15 to 700 MHz
* LVPECL clock output (CML and LVDS options available)
* Reference clock inputs support differential LVDS, LVPE

Applications

* to assure PLL tracking, especially during GR-253 jitter tolerance testing. The recommended maximum phase detector frequency for loop timing mode is 19.44MHz. When LOL is to be used for system health monitoring, the phase detector frequency should be 5MHz or greater. Low phase detector frequencies ma

M2020-2021 Distributors

📁 Related Datasheet

M2022 M202MD15FA M202MD15FJ M202MD20CY M202MD32AA M202SD22AA

📌 All Tags

M2020-2021 VCSO BASED CLOCK PLL Integrated Circuit Systems

Integrated Circuit Systems M2020-2021-like datasheet

M2020

M2021

M2006-12A