* GH transition of CLKA to read or write on port A. The A0-A35 outputs are in the high-impedance state when CSA is H
IDT72V3642 Datasheet (201.95 KB)
IDT72V3642
Integrated Device Tech
201.95 KB
Cmos fifo memories.
3.3 VOLT CMOS SyncBiFIFOTM 256 x 36 x 2 512 x 36 x 2 1,024 x 36 x 2 .EATURES: IDT72V3622 IDT72V3632 IDT72V3642
📁 Related Datasheet
IDT72V3640 CMOS FIFO (Integrated Device Tech)
IDT72V3640 3.3V HIGH-DENSITY 36-BIT FIFO (Renesas)
IDT72V3641 CMOS FIFO (Integrated Device Technology)
IDT72V3641 3.3 VOLT CMOS FIFO (Renesas)
IDT72V3643 CMOS FIFO memories (Integrated Device Technology)
IDT72V3643 CMOS SyncFIFO (Renesas)
IDT72V3644 3.3 VOLT CMOS FIFO (Integrated Device Technology)
IDT72V3646 (IDT72V36x6) 3.3 VOLT CMOS TRIPLE BUS SyncFIFO (Integrated Device Technology)
IDT72V36100 CMOS FIFO (Integrated Device Tech)
IDT72V36100 3.3 VOLT HIGH-DENSITY SUPERSYNC FIFO (Renesas)
