IDT8SLVD1204I - LVDS Output Fanout Buffer

Integrated Device Technology

Datasheet Details

Part number	IDT8SLVD1204I
Manufacturer	Integrated Device Technology
File Size	561.52 KB
Description	LVDS Output Fanout Buffer
Datasheet	IDT8SLVD1204I-IntegratedDeviceTechnology.pdf

The IDT8SLVD1204I is a high-performance differential LVDS fanout buffer.

Four low skew, low additive jitter LVDS output pairs.
Two selectable differential clock input pairs.
Differential PCLK, nPCLK pairs can accept the following differential input levels: LVDS, LVPECL.
Maximum input clock frequency: 2GHz.
LVCMOS/LVTTL interface levels for the control input select pin.
Output skew: 20ps (maximum).
Propagation delay: 300ps (maximum).
Low additive phase jitter, RMS; fREF = 156.25MHz, VPP = 1V, 10k.

📁 IDT8SLVD1204I Similar Datasheet

Other Datasheets by Integrated Device Technology

Published: Jan 27, 2016 |