Datasheet4U Logo Datasheet4U.com

IS61DDP2B451236A

18Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM

IS61DDP2B451236A General Description

* 512Kx36 and 1Mx18 configuration available. * On-chip Delay-Locked Loop (DLL) for wide data valid window. * Common I/O read and write ports. * Synchronous pipeline read with self-timed late write operation. * Double Data Rate (DDR) interface for read and write input ports. .

IS61DDP2B451236A Datasheet (563.77 KB)

Preview of IS61DDP2B451236A PDF

Datasheet Details

Part number:

IS61DDP2B451236A

Manufacturer:

Integrated Silicon Solution

File Size:

563.77 KB

Description:

18mb ddr-iip(burst 4) cio synchronous sram.
IS61DDP2B41M18A/A1/A2 IS61DDP2B451236A/A1/A2 1Mx18, 512Kx36 18Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (2.0 Cycle Read Latency) ADVANCED INFORMATION .

📁 Related Datasheet

IS61DDP2B451236A1 18Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDP2B451236A2 18Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDP2B451236C 18Mb DDR-IIP CIO SYNCHRONOUS SRAM (ISSI)

IS61DDP2B451236C1 18Mb DDR-IIP CIO SYNCHRONOUS SRAM (ISSI)

IS61DDP2B451236C2 18Mb DDR-IIP CIO SYNCHRONOUS SRAM (ISSI)

IS61DDP2B41M18A 18Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDP2B41M18A1 18Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDP2B41M18A2 18Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDP2B41M18C 18Mb DDR-IIP CIO SYNCHRONOUS SRAM (ISSI)

IS61DDP2B41M18C1 18Mb DDR-IIP CIO SYNCHRONOUS SRAM (ISSI)

TAGS

IS61DDP2B451236A 18Mb DDR-IIPBurst CIO SYNCHRONOUS SRAM Integrated Silicon Solution

Image Gallery

IS61DDP2B451236A Datasheet Preview Page 2 IS61DDP2B451236A Datasheet Preview Page 3

IS61DDP2B451236A Distributor