Datasheet4U Logo Datasheet4U.com

MAX13035E - 6-Channel High SPeed LLT

This page provides the datasheet information for the MAX13035E, a member of the MAX13030E 6-Channel High SPeed LLT family.

Description

The MAX13030E

MAX13035E 6-channel, bidirectional level translators provide the level shifting necessary for 100Mbps data transfer in multivoltage systems.

MAX13035E are ideally suited for memory-card level translation, as well as generic level translation in systems wit

Features

  • a CLK_RET output that returns the same clock signal applied to the CLK_VL input. The MAX13030E.
  • MAX13035E operate at full speed with external drivers that source as little as 4mA output current. Each I/O channel is pulled up to VCC or VL by an internal 30µA current source, allowing the MAX13030E.
  • MAX13035E to be driven by either pushpull or open-drain drivers. The MAX13030E.
  • MAX13034E feature an enable (EN) input that places the device into a low-power shutdown mode when dri.

📥 Download Datasheet

Datasheet preview – MAX13035E

Datasheet Details

Part number MAX13035E
Manufacturer Maxim Integrated Products
File Size 381.22 KB
Description 6-Channel High SPeed LLT
Datasheet download datasheet MAX13035E Datasheet
Additional preview pages of the MAX13035E datasheet.
Other Datasheets by Maxim Integrated Products

Full PDF Text Transcription

Click to expand full text
19-0626; Rev 0; 1/07 6-Channel High-Speed Logic-Level Translators General Description The MAX13030E–MAX13035E 6-channel, bidirectional level translators provide the level shifting necessary for 100Mbps data transfer in multivoltage systems. The MAX13030E–MAX13035E are ideally suited for memory-card level translation, as well as generic level translation in systems with six channels. Externally applied voltages, VCC and VL, set the logic levels on either side of the device. Logic signals present on the VL side of the device appear as a higher voltage logic signal on the V CC side of the device and vice versa. The MAX13035E features a CLK_RET output that returns the same clock signal applied to the CLK_VL input.
Published: |