ZL30272
1.96MB
1- and 2-channel jitter attenuators.
TAGS
📁 Related Datasheet
ZL30270 - 5-Synthesizer Clock Generators
(Microchip)
ZL30270 - ZL30271
6- or 10-Output, 5-Synthesizer Clock Generators
Features
Highlights
• Any-to-any frequency conversion • Five output frequency synth.
ZL30271 - 5-Synthesizer Clock Generators
(Microchip)
ZL30270 - ZL30271
6- or 10-Output, 5-Synthesizer Clock Generators
Features
Highlights
• Any-to-any frequency conversion • Five output frequency synth.
ZL30273 - 1- and 2-Channel Jitter Attenuators
(Microchip)
ZL30272 - ZL30274
1- and 2-Channel Jitter Attenuators with up to 20 Outputs
Features
Highlights
• One (ZL30272, ZL30273) or two (ZL30274) independen.
ZL30273 - 1- and 2-Channel Jitter Attenuators
(Microchip)
ZL30273 - ZL30274
1- and 2-Channel Jitter Attenuators with up to 20 Outputs Product Brief
Features
Highlights
• One (ZL30273) or two (ZL30274) indep.
ZL30274 - 1- and 2-Channel Jitter Attenuators
(Microchip)
ZL30273 - ZL30274
1- and 2-Channel Jitter Attenuators with up to 20 Outputs Product Brief
Features
Highlights
• One (ZL30273) or two (ZL30274) indep.
ZL30226 - (ZL30226 - ZL30228) 4/8/16 Port IMA/TC PHY Device
(Zarlink Semiconductor)
..
ZL30226/7/8 4/8/16 Port IMA/TC PHY Device for xDSL
Data Sheet Features
IMA • • • • • Up to 16 xDSL links & up to 8 IMA groups wit.
ZL30227 - (ZL30226 - ZL30228) 4/8/16 Port IMA/TC PHY Device
(Zarlink Semiconductor)
..
ZL30226/7/8 4/8/16 Port IMA/TC PHY Device for xDSL
Data Sheet Features
IMA • • • • • Up to 16 xDSL links & up to 8 IMA groups wit.
ZL30228 - (ZL30226 - ZL30228) 4/8/16 Port IMA/TC PHY Device
(Zarlink Semiconductor)
..
ZL30226/7/8 4/8/16 Port IMA/TC PHY Device for xDSL
Data Sheet Features
IMA • • • • • Up to 16 xDSL links & up to 8 IMA groups wit.
ZL30237 - Dual Channel Universal NCO Clock Generator
(Microsemi)
Features
• Generates clock signals at power-up per user defined custom OTP (One Time Programmable) configuration
• Operates from a single crystal reso.
ZL30244 - Dual-Channel Any-to-Any Clock Multiplier and Frequency Synthesizer
(Microsemi)
Register Map: Section 6.2
Features
• Two Independent APLL Channels • Four Input Clocks Per Channel
• One crystal/CMOS input • Two differential/CMOS in.