Datasheet4U Logo Datasheet4U.com

M2S56D20ATP Datasheet - Mitsubishi

M2S56D20ATP - 256M Double Data Rate Synchronous DRAM

M2S56D20ATP is a 4-bank x 16,777,216-word x 4-bit, M2S56D30ATP is a 4-bank x 8,388,608-word x 8-bit, M2S56D40ATP is a 4-bank x 4,194,304-word x 16-bit, double data rate synchronous DRAM, with SSTL_2 interface.

All control and address signals are referenced to the rising edge of CLK.

Input data is re

M2S56D20ATP Features

* - Vdd=Vddq=2.5V+0.2V - Double data rate architecture; two data transfers per clock cycle - Bidirectional, data strobe (DQS) is transmitted/received with data - Differential clock inputs (CLK and /CLK) - DLL aligns DQ and DQS transitions with CLK transitions edges of DQS - Commands entered on each po

M2S56D20ATP-Mitsubishi.pdf

Preview of M2S56D20ATP PDF
M2S56D20ATP Datasheet Preview Page 2 M2S56D20ATP Datasheet Preview Page 3

Datasheet Details

Part number:

M2S56D20ATP

Manufacturer:

Mitsubishi

File Size:

815.69 KB

Description:

256m double data rate synchronous dram.

📁 Related Datasheet

📌 All Tags