MC10H351 - Quad TTL/NMOS to PECL Translator

Motorola

Datasheet Details

Part number	MC10H351
Manufacturer	Motorola
File Size	99.03 KB
Description	Quad TTL/NMOS to PECL Translator
Datasheet	MC10H351 Datasheet
Additional preview pages of the MC10H351 datasheet.

📁 Similar Datasheet

MC10H351 - Quad TTL/NMOS to PECL Translator (ON Semiconductor)
MC10H350 - PECL* to TTL Translator (ON Semiconductor)
MC10H352 - Quad CMOS to PECL* Translator (ON Semiconductor)
MC10H330 - Quad Bus Driver/Receiver with 2-to-1 Output Multiplexers (ON Semiconductor)
MC10H332 - Dual Bus Driver/Receiver with 4-to-1 Output Multiplexers (ON Semiconductor)
MC10H334 - Quad Bus Driver/Receiver with Transmit and Receiver Latches (ON Semiconductor)
MC10H016 - 4-Bit Binary Counter (ON Semiconductor)
MC10H100 - Quad 2 - input NOR GATE With strobe (ON Semiconductor)
MC10H101 - Quad OR/NOR Gate (ON Semiconductor)
MC10H102 - Quad 2-Input NOR Gate (ON Semiconductor)

Other Datasheets by Motorola

MC10H350 - PECL*to TTL Translator
MC10H352 - Quad CMOS to PECL* Translator
MC10H301 - Dual 4 Bit Parity Checker Plus / 2 Bit Exclusive OR Gate
MC10H302 - Dual 6-4 Input Parity Checker
MC10H303 - Dual 5 Bit Parity Checker
MC10H304 - 8 Bit / Dual 4 Bit Parity Cherker
MC10H330 - Quad BUS Driver/Receiver
MC10H332 - Dual Bus Driver/Receiver

Full PDF Text Transcription

Click to expand full text

MOTOROLA SEMICONDUCTOR TECHNICAL DATA Quad TTL/NMOS to PECL* Translator MC10H351 The MC10H351 is a quad translator for interfacing data between a saturated logic section and the PECL section of digital systems when only a +5.0 Vdc power supply is available. The MC10H351 has TTL/NMOS compatible inputs and PECL complementary open–emitter outputs that allow use as an inverting/non–inverting translator or as a differential line driver. When the common strobe input is at a low logic level, it forces all true outputs to the PECL low logic state (≈ +3.2 V) and all inverting outputs to the PECL high logic state (≈ +4.1 V). The MC10H351 can also be used with the MC10H350 to transmit and receive TTL/NMOS information differentially via balanced twisted pair lines. • Single +5.

Published: Nov 17, 2016 |