74AHC00 Datasheet - NXP

74AHC00 Quad 2-input NAND gate

The 74AHC/AHCT00 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A. The 74AHC/AHCT00 provides the 2-input NAND function. CI CO CPD Note 1. H = HIGH voltage level; L = LOW voltage level. QUICK RE.

74AHC00 Features

* ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V CDM EIA/JESD22-C101 exceeds 1000 V

* Balanced propagation delays

* All inputs have Schmitt-trigger actions

* Inputs accept voltages higher than VCC

* For AHC only: operat

74AHC00_PhilipsSemiconductors.pdf