74AHC74

Dual D-type flip-flop

NXP

74AHC74 Features

* ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V

* Balanced propagation delays

* Inputs accepts voltages higher than VCC

* For AHC only: operates with CMOS input levels

* For AHCT only: operates with TTL input levels

74AHC74 General Description

The 74AHC/AHCT74 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A. The 74AHC/AHCT74 dual positive-edge triggered, D-type flip-flops with individual data (D) inputs, clock (CP) inputs, set (SD) .

74AHC74 Datasheet (92.28 KB)

74AHC74 Datasheet Preview — Preview of 74AHC74 PDF

Datasheet Details

Part number:

74AHC74

Manufacturer:

NXP ↗

File Size:

92.28 KB

Description:

Dual d-type flip-flop.
INTEGRATED CIRCUITS DATA SHEET 74AHC74; 74AHCT74 Dual D-type flip-flop with set and reset; positive-edge trigger Product speciﬁcation Supersedes dat.

📁 Related Datasheet

74AHC74 Dual D-type flip-flop (nexperia)

74AHC74-Q100 Dual D-type flip-flop (nexperia)

74AHC74BQ Dual D-type flip-flop (nexperia)

74AHC74D Dual D-type flip-flop (nexperia)

74AHC74PW Dual D-type flip-flop (nexperia)

74AHC00 Quad 2-input NAND gate (NXP)

74AHC00 QUADRUPLE 2-INPUT NAND GATES (Diodes)

74AHC00 Quad 2-input NAND gate (nexperia)

74AHC00-Q100 Quad 2-input NAND gate (nexperia)

74AHC00BQ Quad 2-input NAND gate (nexperia)

TAGS

74AHC74 Dual D-type flip-flop NXP

Image Gallery

74AHC74 Features

74AHC74 General Description

Datasheet Details

File Size:

Description:

74AHC74 Distributor